mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-03 08:27:11 +02:00
Fix wire width bug in short jogs. PEP8 cleanup.
This commit is contained in:
@@ -74,7 +74,7 @@ class design(hierarchy_design):
|
||||
return pitch
|
||||
|
||||
def setup_drc_constants(self):
|
||||
"""
|
||||
"""
|
||||
These are some DRC constants used in many places
|
||||
in the compiler.
|
||||
"""
|
||||
|
||||
Reference in New Issue
Block a user