luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-01 10:39:35 +02:00
Code Issues Packages Projects Releases Wiki Activity

SCMOS library cells passing LVS (with property errors though). Permute must be enabled before compare, duh.

Browse Source
This commit is contained in:
Matt Guthaus
2018-01-22 17:14:39 -08:00
parent fb2ed1d46c
commit 2468f224d9
5 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
technology/scn3me_subm/gds_lib/write_driver.gds
BIN
View File
Binary file not shown.
technology/scn3me_subm/mag_lib/write_driver.mag
+2 -2
View File
@@ -1,6 +1,6 @@
magic
tech scmos
timestamp 1516667113
timestamp 1516668097
<< nwell >>
rect -3 100 37 137
rect -3 -1 37 50
@@ -230,7 +230,7 @@ rect 0 0 34 201
rlabel metal2 20 201 20 201 5 BR
rlabel metal2 10 201 10 201 5 BL
rlabel metal1 0 30 0 30 1 vdd
rlabel metal1 0 23 0 23 3 en
rlabel metal1 0 16 0 16 7 gnd
rlabel metal2 15 0 15 0 1 din
rlabel metal1 0 23 2 24 3 wen
<< end >>