luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-07 11:21:14 +02:00
Code Issues Packages Projects Releases Wiki Activity

fix indentation errors, typos, and missing iterator

Browse Source
This commit is contained in:
samuelkcrow
2022-07-21 19:35:02 -07:00
parent 3526a57864
commit 1e1ec54275
2 changed files with 8 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/control_logic_delay.py
+4 -3
View File
@@ -368,6 +368,7 @@ class control_logic_delay(design.design):
self.route_sen()
self.route_delay()
self.route_pen()
self.route_glitches()
self.route_clk_buf()
self.route_gated_clk_bar()
self.route_gated_clk_buf()
@@ -391,10 +392,10 @@ class control_logic_delay(design.design):
self.delay_inst.place(offset, mirror="MX")
def route_delay(self):
delay_map = zip(["in", "delay1", "delay2", "delay3", "delay4", "delay5"],
delay_map = zip(["in", "delay1", "delay2", "delay3", "delay4", "delay5"], \
["gated_clk_buf", "delay1", "delay2", "delay3", "delay4", "delay5"])
slef.connect_vertical_bus(delay_map, self.delay_inst, self.input_bus)
self.connect_vertical_bus(delay_map, self.delay_inst, self.input_bus)
# glitch{1-3} are internal timing signals based on different in/out
# points on the delay chain for adjustable start time and duration
@@ -646,7 +647,7 @@ class control_logic_delay(design.design):
def place_wen_row(self, row):
x_offset = self.control_x_offset
x_offset = self.place_util(self.glitch3_bar_inv_inst, x_offset, row)
x_offset = self.place_util(self.glitch3_bar_inv_inst, x_offset, row)
x_offset = self.place_util(self.w_en_gate_inst, x_offset, row)
self.row_end_inst.append(self.w_en_gate_inst)