2018-05-12 01:32:00 +02:00
|
|
|
#!/usr/bin/env python3
|
2019-04-26 21:21:50 +02:00
|
|
|
# See LICENSE for licensing information.
|
|
|
|
|
#
|
2021-01-22 20:23:28 +01:00
|
|
|
# Copyright (c) 2016-2021 Regents of the University of California and The Board
|
2019-06-14 17:43:41 +02:00
|
|
|
# of Regents for the Oklahoma Agricultural and Mechanical College
|
|
|
|
|
# (acting for and on behalf of Oklahoma State University)
|
|
|
|
|
# All rights reserved.
|
2019-04-26 21:21:50 +02:00
|
|
|
#
|
2016-11-08 18:57:35 +01:00
|
|
|
import unittest
|
2019-05-31 19:51:42 +02:00
|
|
|
from testutils import *
|
2019-12-18 00:07:01 +01:00
|
|
|
import sys
|
|
|
|
|
import os
|
2019-05-31 19:51:42 +02:00
|
|
|
sys.path.append(os.getenv("OPENRAM_HOME"))
|
2016-11-08 18:57:35 +01:00
|
|
|
import globals
|
2019-12-18 00:07:01 +01:00
|
|
|
|
2016-11-08 18:57:35 +01:00
|
|
|
|
2018-01-30 01:59:29 +01:00
|
|
|
class wire_test(openram_test):
|
2016-11-08 18:57:35 +01:00
|
|
|
|
|
|
|
|
def runTest(self):
|
2019-11-17 01:44:31 +01:00
|
|
|
config_file = "{}/tests/configs/config".format(os.getenv("OPENRAM_HOME"))
|
2019-11-15 19:47:59 +01:00
|
|
|
globals.init_openram(config_file)
|
2016-11-08 18:57:35 +01:00
|
|
|
import wire
|
|
|
|
|
import tech
|
2017-08-07 19:24:45 +02:00
|
|
|
import design
|
2016-11-08 18:57:35 +01:00
|
|
|
|
2019-12-17 23:36:38 +01:00
|
|
|
layer_stacks = [tech.poly_stack] + tech.beol_stacks
|
|
|
|
|
|
|
|
|
|
for reverse in [False, True]:
|
|
|
|
|
for stack in layer_stacks:
|
|
|
|
|
if reverse:
|
|
|
|
|
layer_stack = stack[::-1]
|
|
|
|
|
else:
|
|
|
|
|
layer_stack = stack
|
2019-12-18 00:07:01 +01:00
|
|
|
|
|
|
|
|
# Just make a conservative spacing. Make it wire pitch instead?
|
2019-12-17 23:36:38 +01:00
|
|
|
min_space = 2 * (tech.drc["minwidth_{}".format(layer_stack[0])] +
|
|
|
|
|
tech.drc["minwidth_{}".format(layer_stack[2])])
|
|
|
|
|
|
|
|
|
|
position_list = [[0, 0],
|
|
|
|
|
[0, 3 * min_space],
|
|
|
|
|
[1 * min_space, 3 * min_space],
|
|
|
|
|
[4 * min_space, 3 * min_space],
|
|
|
|
|
[4 * min_space, 0],
|
|
|
|
|
[7 * min_space, 0],
|
|
|
|
|
[7 * min_space, 4 * min_space],
|
|
|
|
|
[-1 * min_space, 4 * min_space],
|
|
|
|
|
[-1 * min_space, 0]]
|
|
|
|
|
position_list = [[x - min_space, y - min_space] for x, y in position_list]
|
|
|
|
|
w = design.design("wire_test_{}".format("_".join(layer_stack)))
|
|
|
|
|
wire.wire(w, layer_stack, position_list)
|
|
|
|
|
self.local_drc_check(w)
|
2016-11-08 18:57:35 +01:00
|
|
|
|
2016-11-11 23:05:14 +01:00
|
|
|
globals.end_openram()
|
2020-11-03 15:29:17 +01:00
|
|
|
|
2016-11-08 18:57:35 +01:00
|
|
|
|
2018-11-03 00:34:26 +01:00
|
|
|
# run the test from the command line
|
2016-11-08 18:57:35 +01:00
|
|
|
if __name__ == "__main__":
|
|
|
|
|
(OPTS, args) = globals.parse_args()
|
|
|
|
|
del sys.argv[1:]
|
|
|
|
|
header(__file__, OPTS.tech_name)
|
2019-05-31 19:51:42 +02:00
|
|
|
unittest.main(testRunner=debugTestRunner())
|