luke
0 Followers · 0 Following
  • Joined on 2024-06-02
Repositories
22
 Projects Packages Public Activity Starred Repositories
Sort
Newest Oldest Alphabetically Reverse alphabetically Recently updated Least recently updated Most stars Fewest stars Most forks Fewest forks
sbt
Scala 0 0
sbt, the interactive build tool
scala zinc sbt build-tool
Updated 2026-04-26 00:03:50 +02:00
verilator
SystemVerilog 0 0
Verilator open-source SystemVerilog simulator and lint system
rtl verilog cpp compilers verilog-simulator verilator systemc system-verilog
Updated 2026-04-25 18:56:03 +02:00
ngspice
C 0 0
Updated 2026-04-25 17:17:09 +02:00
yosys
C++ 0 0
Yosys Open SYnthesis Suite
Updated 2026-04-25 10:41:31 +02:00
magic
C 0 0
Magic VLSI Layout Tool
Updated 2026-04-24 17:21:15 +02:00
xschem
C 0 0
A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.
Updated 2026-04-24 13:52:52 +02:00
prjxray-db
Makefile 0 0
Project X-Ray Database: XC7 Series
Updated 2026-04-24 07:18:59 +02:00
OpenSTA
C++ 0 0
OpenSTA engine
Updated 2026-04-24 00:18:45 +02:00
openFPGALoader
C++ 0 0
Universal utility for programming FPGA
fpga xilinx bitstream trenz-gowin-littlebee arty lattice intel gowin cyclone
Updated 2026-04-22 09:35:20 +02:00
nextpnr
C++ 0 0
nextpnr portable FPGA place and route tool
Updated 2026-04-21 14:00:12 +02:00
klayout
C++ 0 0
KLayout Main Sources
qt klayout gds2 eda
Updated 2026-04-20 22:55:27 +02:00
OpenRAM
Python 0 0
An open-source static random access memory (SRAM) compiler.
netlists netgen magic sram gds python ngspice
Updated 2026-04-17 16:25:26 +02:00
iverilog
C++ 0 0
Icarus Verilog
Updated 2026-04-15 17:51:17 +02:00
prjpeppercorn
Python 0 0
Project Peppercorn - GateMate FPGA Bitstream Documentation
Updated 2026-04-07 13:36:29 +02:00
netgen
C 0 0
Netgen complete LVS tool for comparing SPICE or verilog netlists
Updated 2026-04-04 08:00:02 +02:00