luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-22 06:07:26 +02:00
Code Issues Packages Projects Releases Wiki Activity

Updated FPGA family feature matrix (markdown)

gatecat
2021-11-08 15:26:34 +00:00
parent f97bac8107
commit aa9889a183
1 changed files with 20 additions and 20 deletions
Download Patch File Download Diff File Expand all files Collapse all files
FPGA-family-feature-matrix.md
+20 -20
@@ -4,26 +4,26 @@ There is a growing number of FPGA families that have support in the open source
The table on this page aims to keep track of which FPGA primitives are supported by which project. The table on this page aims to keep track of which FPGA primitives are supported by which project.
| FPGA Family | Gowin LittleBee | MachXO2 | Lattice ECP5 | Lattice Nexus | | FPGA Family | Gowin LittleBee | MachXO2 | Lattice ECP5 | Lattice Nexus | Lattice iCE40 |
|----------------|-----------------|----------------|-----------------|----------------| |----------------|-----------------|----------------|-----------------|----------------|----------------|
| Project | Apicula |Facade/Trellis | Trellis | prjoxide | | Project | Apicula |Facade/Trellis | Trellis | prjoxide | Icestorm |
| Logic Slice | ✔️ |✔️ |✔️ |✔️ | | Logic Slice | ✔️ |✔️ |✔️ |✔️ |✔️ |
| ├ LUTRAM | ❌ |❌ |✔️ |✔️ | | ├ LUTRAM | ❌ |❌ |✔️ |✔️ |❌ (N/A) |
| └ ALU | ✔️ |❌ |✔️ |✔️ | | └ ALU | ✔️ |❌ |✔️ |✔️ |✔️ |
| IO buffer | ✔️ |✔️ |✔️ |✔️ | | IO buffer | ✔️ |✔️ |✔️ |✔️ |✔️ |
| ├ IO standards | ✔️ |⚠️ |✔️ |🚧 | | ├ IO standards | ✔️ |⚠️ |✔️ |🚧 |✔️ |
| └ DDR/SERDES | ❌ |❌ |✔️ |🚧 | | └ DDR/SERDES | ❌ |❌ |✔️ |🚧 |✔️ |
| Block RAM | ❌ |❌ |✔️ |✔️ | | Block RAM | ❌ |❌ |✔️ |✔️ |✔️ |
| DSP | ❌ |❌ |✔️ |✔️ | | DSP | ❌ |❌ |✔️ |✔️ |✔️ (up5k only) |
| PLL | ❌ |❌ |✔️ |⚠️ | | PLL | ❌ |❌ |✔️ |⚠️ |✔️ |
| Routing | ✔️ |✔️ |✔️ |✔️ | | Routing | ✔️ |✔️ |✔️ |✔️ |✔️ |
| ├ Local | ✔️ |✔️ |✔️ |✔️ | | ├ Local | ✔️ |✔️ |✔️ |✔️ |✔️ |
| ├ Global | ✔️ |🚧 |✔️ |✔️ | | ├ Global | ✔️ |🚧 |✔️ |✔️ |✔️ |
| └ Long wires | ❌ |❌ (N/A) |❌ (N/A) |❌ (N/A) | | └ Long wires | ❌ |❌ (N/A) |❌ (N/A) |❌ (N/A) |❌ (N/A) |
| Timing | ✔️ |❌ |✔️ |✔️ | | Timing | ✔️ |❌ |✔️ |✔️ |✔️ |
| ├ Logic | ✔️ |❌ |✔️ |✔️ | | ├ Logic | ✔️ |❌ |✔️ |✔️ |✔️ |
| ├ Routing | ✔️ |❌ |✔️ |✔️ | | ├ Routing | ✔️ |❌ |✔️ |✔️ |✔️ |
| └ IO buffer | ✔️ |❌ |🚧 |🚧 | | └ IO buffer | ✔️ |❌ |🚧 |🚧 |❌ |
| symbol | meaning | | symbol | meaning |
|--------|--------------------------------------| |--------|--------------------------------------|