luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-05 19:36:55 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
a6790877e41c7a494e80f342fd45db691bc2e2c3
yosys/techlibs/lattice
T
History
Lofty ee75cd3ea0 synth_lattice: remove classic ABC mapping
2026-08-19 11:43:00 +01:00
..
tests
Update filenames and location for test script
2025-09-25 15:44:05 +01:00
arith_map_ccu2c.v
Create synth_lattice
2023-08-23 10:53:21 +02:00
arith_map_ccu2d.v
Create synth_lattice
2023-08-23 10:53:21 +02:00
arith_map_nexus.v
synth_nexus to synth_lattice
2025-09-26 19:45:03 +01:00
brams_8kc.txt
lattice: Disable broken port configuration in bram inference
2023-12-21 10:47:40 +01:00
brams_16kd.txt
Create synth_lattice
2023-08-23 10:53:21 +02:00
brams_map_8kc.v
lattice: Fix mapping onto DP8KC for data width 1 or 2
2023-12-20 23:42:12 +01:00
brams_map_16kd.v
Create synth_lattice
2023-08-23 10:53:21 +02:00
brams_map_nexus.v
synth_nexus to synth_lattice
2025-09-26 19:45:03 +01:00
brams_nexus.txt
synth_nexus to synth_lattice
2025-09-26 19:45:03 +01:00
ccu2c_sim.vh
Create synth_lattice
2023-08-23 10:53:21 +02:00
ccu2d_sim.vh
Create synth_lattice
2023-08-23 10:53:21 +02:00
cells_bb_ecp5.v
End of file fix
2026-06-23 07:23:41 +02:00
cells_bb_nexus.v
End of file fix
2026-06-23 07:23:41 +02:00
cells_bb_xo2.v
End of file fix
2026-06-23 07:23:41 +02:00
cells_bb_xo3.v
End of file fix
2026-06-23 07:23:41 +02:00
cells_bb_xo3d.v
End of file fix
2026-06-23 07:23:41 +02:00
cells_ff.vh
Create synth_lattice
2023-08-23 10:53:21 +02:00
cells_io.vh
Create synth_lattice
2023-08-23 10:53:21 +02:00
cells_map_nexus.v
synth_nexus to synth_lattice
2025-09-26 19:45:03 +01:00
cells_map_trellis.v
synth_nexus to synth_lattice
2025-09-26 19:45:03 +01:00
cells_sim_ecp5.v
Special DP16KD model is required
2025-09-25 15:38:55 +01:00
cells_sim_nexus.v
Remove trailing whitespaces
2026-06-23 07:24:59 +02:00
cells_sim_xo2.v
Create synth_lattice
2023-08-23 10:53:21 +02:00
cells_sim_xo3.v
Create synth_lattice
2023-08-23 10:53:21 +02:00
cells_sim_xo3d.v
Create synth_lattice
2023-08-23 10:53:21 +02:00
cells_xtra_nexus.py
synth_nexus to synth_lattice
2025-09-26 19:45:03 +01:00
cells_xtra.py
Special DP16KD model is required
2025-09-25 15:38:55 +01:00
CMakeLists.txt
CMake: add missing dependency edges for synth_* passes.
2026-08-06 14:48:56 +00:00
common_sim.vh
Delete synth_ecp5
2025-09-25 15:44:03 +01:00
dsp_map_18x18.v
Create synth_lattice
2023-08-23 10:53:21 +02:00
dsp_map_nexus.v
Use Nexus DSP pipelined registers.
2026-07-24 12:10:07 +02:00
latches_map.v
Create synth_lattice
2023-08-23 10:53:21 +02:00
lattice_dsp_nexus.cc
Use Nexus DSP pipelined registers.
2026-07-24 12:10:07 +02:00
lattice_dsp_nexus.pmg
Merge branch 'main' into nella/fuse-2
2026-07-24 12:20:35 +02:00
lattice_gsr.cc
Remove trailing whitespaces
2026-06-23 07:24:59 +02:00
lrams_map_nexus.v
synth_nexus to synth_lattice
2025-09-26 19:45:03 +01:00
lrams_nexus.txt
synth_nexus to synth_lattice
2025-09-26 19:45:03 +01:00
lutrams_map_nexus.v
nexus: Fix Radiant netlist compatibility
2026-07-19 12:44:40 +02:00
lutrams_map_trellis.v
synth_nexus to synth_lattice
2025-09-26 19:45:03 +01:00
lutrams_nexus.txt
synth_nexus to synth_lattice
2025-09-26 19:45:03 +01:00
lutrams_trellis.txt
synth_nexus to synth_lattice
2025-09-26 19:45:03 +01:00
parse_init.vh
synth_nexus to synth_lattice
2025-09-26 19:45:03 +01:00
synth_lattice.cc
synth_lattice: remove classic ABC mapping
2026-08-19 11:43:00 +01:00