luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
14,544 Commits 136 Branches 68 Tags 57 MiB
Commit Graph

14544 Commits

Author SHA1 Message Date
Akash Levy 70c4a2f6a0
Merge branch 'YosysHQ:main' into main 2024-10-16 00:26:44 -07:00
Akash Levy eeed79b3f2
Merge pull request #6 from alaindargelas/revert-5-power_resim 
Revert "auto name change until openSTA signal name parsing is fixed"
 2024-10-15 18:38:17 -07:00
alaindargelas 5019bd826d
Revert "auto name change until openSTA signal name parsing is fixed" 2024-10-15 18:36:37 -07:00
github-actions[bot] 11e94cc97c Bump version 2024-10-16 00:20:45 +00:00
Akash Levy b5d0d2b262 Bump yosys-slang 2024-10-15 06:45:56 -07:00
Akash Levy cafd4cbbe8
Merge branch 'YosysHQ:main' into main 2024-10-15 06:43:06 -07:00
Emil J. Tywoniak 81bbde62ca verilog_parser: silence yynerrs warning 2024-10-15 08:32:55 -04:00
Akash Levy 98db6bd2d8 muldiv_c peepopt pass 2024-10-15 05:29:00 -07:00
Akash Levy 8afa827b94 Bump yosys-slang dep 2024-10-15 03:23:24 -07:00
Akash Levy 1be0a50185 Fix comma that pyosys hates 2024-10-15 03:20:54 -07:00
Akash Levy ab05f03b70 Hacky pyosys workaround til Yosys fixes the issue 2024-10-15 03:20:15 -07:00
Akash Levy b2b38ab81d
Merge branch 'YosysHQ:main' into main 2024-10-15 01:58:59 -07:00
Akash Levy 7be87935bd
Merge pull request #5 from alaindargelas/power_resim 
auto name change until openSTA signal name parsing is fixed
 2024-10-14 23:19:52 -07:00
Alain Dargelas ecb9d3703b auto name change until openSTA signal name parsing is fixed 2024-10-14 21:14:45 -07:00
github-actions[bot] adb6cdb167 Bump version 2024-10-15 00:20:48 +00:00
Akash Levy 94b4ccffcd Bump yosys-slang dep 2024-10-14 11:23:30 -07:00
Akash Levy 469f5a707a
Merge branch 'YosysHQ:main' into main 2024-10-14 11:21:54 -07:00
Akash Levy 0d5aa5bb77 Update Makefile to include sat 2024-10-14 09:57:56 -07:00
Emil J 1113b88cb2
Merge pull request #4649 from YosysHQ/emil/synth-xilinx-json 
synth_xilinx: add -json
 2024-10-14 06:45:14 -07:00
Emil J caf56ca3e8
Merge pull request #4516 from YosysHQ/emil/src-attribute-std-string-wip 
Represent string constants as strings
 2024-10-14 06:42:54 -07:00
N. Engelhardt 518b6aec36
Merge pull request #4654 from YosysHQ/micko/vhdl_assert 2024-10-14 15:05:22 +02:00
Emil J. Tywoniak bc5d9d1bd3 functional: fix std::move usage in Factory::constant 2024-10-14 06:28:14 +02:00
Emil J. Tywoniak 785bd44da7 rtlil: represent Const strings as std::string 2024-10-14 06:28:12 +02:00
Akash Levy f4de53120e Bump dep 2024-10-13 11:01:54 -07:00
Akash Levy 8e6ac65dd8
Merge branch 'YosysHQ:main' into main 2024-10-13 10:59:19 -07:00
Emil J 61ed9b6263
Merge pull request #4608 from phsauter/rtlil-const-compress 
rtlil: add Const::compress helper function
 2024-10-12 20:38:25 -07:00
github-actions[bot] 7f2bf3170f Bump version 2024-10-13 00:22:25 +00:00
Jean-François Nguyen f953a516d0 cxxrtl: fix handling of 0-bit variables in `vcd_writer.sample()`. 2024-10-13 01:00:40 +01:00
Akash Levy d5ff6b4873 Update yosys-slang dep 2024-10-12 16:03:51 -07:00
Akash Levy db95ed6c77
Merge branch 'YosysHQ:main' into main 2024-10-12 16:02:50 -07:00
Robin Ole Heinemann 0f762f75a6 cxxrtl: fix vcd writer scope handling 
The vcd writer incorrectly treated two scope vectors as the same, whenever
they have the same length of entries and the last item matches.
This is however not always true, for example consider a current_scope of
["top", "something0", "same"]
and a scope of
["top", "something1", "same"]
 2024-10-12 14:41:53 +01:00
Miodrag Milanović a8f4bc2904
Merge pull request #4659 from YosysHQ/emil/cxxopts-https 
cxxopts: https submodule
 2024-10-12 14:07:01 +02:00
Emil J. Tywoniak 999d1f40bc cxxopts: https submodule 2024-10-12 10:32:09 +02:00
Emil J 5c9b2df689
Merge pull request #4616 from YosysHQ/emil/cxxopts 
driver: replace getopt with cxxopts, replace -B, clean up help
 2024-10-12 00:52:34 -07:00
Akash Levy eae66c7d6a Update deps 2024-10-11 15:49:42 -07:00
Akash Levy bf4b7ec0ea
Merge branch 'YosysHQ:main' into main 2024-10-11 15:40:49 -07:00
Miodrag Milanovic 8d2b63bb8a Set VHDL assert condition initial state if fed by FF 2024-10-11 16:32:21 +02:00
Martin Povišer a00137c2f6
Merge pull request #4625 from povik/cellmatch-lut 
cellmatch: Size the `lut` attribute
 2024-10-11 14:08:55 +02:00
Akash Levy fe19e2e179 Update yosys-slang 2024-10-10 23:15:38 -07:00
Akash Levy 71d672ebe9 Fix muxadd peepopt 2024-10-10 13:35:14 -07:00
Akash Levy 4dfe7ec750 Update yosys-slang dep 2024-10-10 13:35:01 -07:00
Akash Levy 6725f2d646 Move init_share_dirname to after Python is initialized 2024-10-10 13:34:39 -07:00
Akash Levy 48cb802599 Undo bound removal 2024-10-10 13:34:18 -07:00
Akash Levy 4334792d0c Update gitignore 2024-10-10 13:34:05 -07:00
Akash Levy b0b89627ac Disable broken test 2024-10-10 13:31:59 -07:00
Akash Levy ea4f153b42
Merge branch 'YosysHQ:main' into main 2024-10-10 10:24:07 -07:00
github-actions[bot] 0200a7680a Bump version 2024-10-10 00:20:21 +00:00
Akash Levy 0ac341acf2 Merge latest and update yosys-slang dep 2024-10-09 15:34:02 -07:00
Philippe Sauter c53c87e1f4 rtlil: add Const:: as_int_compressed function 2024-10-09 19:48:57 +02:00
Philippe Sauter 07fb8af05b rtlil: handle all-zeros case in Const::compress 2024-10-09 19:48:57 +02:00