luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
14,749 Commits 145 Branches 67 Tags 47 MiB
Commit Graph

14749 Commits

Author SHA1 Message Date
Akash Levy 2d929f2e99 Put small back on 2024-11-01 19:38:36 -07:00
Akash Levy a2ea3c1e7a Fix colon issue 2024-11-01 17:49:29 -07:00
Akash Levy b7e51a90e4 Disable small 2024-11-01 14:57:16 -07:00
Akash Levy 4eb820a7ec Update opt_balance_tree to separate the splitfanout 2024-10-31 16:36:17 -07:00
Akash Levy 55acb4acca Fix endif 2024-10-30 09:19:16 -07:00
Akash Levy 0ffb913ef2 Fixing minor things with abc install with readline and yosys-abc copy 2024-10-30 09:14:47 -07:00
Akash Levy e50c4a47d6 Add back tests 2024-10-30 09:04:08 -07:00
Akash Levy 0a2ad64147 Makefile 2024-10-30 00:38:15 -07:00
Akash Levy b4d7812662 Add abc, some techmap passes, make opt_balance_tree only balance add/mul 2024-10-30 00:38:05 -07:00
Akash Levy 6401027ff6 Add pmux2shiftx 2024-10-29 15:00:00 -07:00
Akash Levy 62e27f5a31
Merge pull request #14 from alaindargelas/guard_sig_size_sim_val_mismatch 
Pass no_split_complex_ports to hierarchy command
 2024-10-29 13:53:43 -07:00
Alain Dargelas 4dd26490c2 help message 2024-10-29 13:52:46 -07:00
Alain Dargelas 615f523ef4 pass no_split_complex_ports to hierarchy command 2024-10-29 13:37:03 -07:00
Alain Dargelas cad46d9c66 formating 2024-10-29 10:44:16 -07:00
Alain Dargelas 3e4964a0e4 Guard against sig mismatch 2024-10-29 10:40:20 -07:00
Alain Dargelas 667a07ab56 Guard against sig mismatch 2024-10-29 10:39:21 -07:00
Akash Levy fd695c475b Update yosys-slang dep (in sync now!) 2024-10-28 22:45:15 -07:00
Akash Levy 55d4a457f5
Merge branch 'YosysHQ:main' into main 2024-10-28 17:22:47 -07:00
github-actions[bot] 8fb73e18ff Bump version 2024-10-29 00:21:12 +00:00
Akash Levy 5e606722e3 Get autoidx reset working 2024-10-28 16:30:47 -07:00
Akash Levy d63c793e72
Merge branch 'YosysHQ:main' into main 2024-10-28 11:24:55 -07:00
Lofty c07c2166f8
Merge pull request #4684 from YosysHQ/lofty/remove-qwp 
qwp: remove
 2024-10-28 09:20:03 +00:00
Martin Povišer 92fb6e205d
Merge pull request #4685 from povik/aiger2-aoi3-fix 
aiger2: Fix open-coded constants
 2024-10-28 10:15:33 +01:00
Martin Povišer 598f6c9de9 aiger2: Fix open-coded constants 2024-10-26 08:54:01 +02:00
Akash Levy cff65067cb Fix new lines 2024-10-25 20:33:43 -07:00
Akash Levy dd00b92c9f Make slices debug 2024-10-25 20:02:00 -07:00
Akash Levy 751f463994 Add fanout limit 2024-10-25 19:55:57 -07:00
Akash Levy dd17e4c133 Just do a full log 2024-10-25 19:02:38 -07:00
Akash Levy 0062d0ca5f Add more debugging 2024-10-25 18:22:40 -07:00
Akash Levy 97a804ac12 Split large constants onto new lines in verilog backend 2024-10-25 15:52:19 -07:00
Akash Levy b65ddf9aa5 No need for looping splitfanout 2024-10-25 15:51:46 -07:00
Akash Levy 038c562493 VHDL support fix 2024-10-25 11:32:52 -07:00
Akash Levy 6d81b5dfc1 Disable VHDL 2024-10-25 10:25:17 -07:00
Lofty dd7ea0ab6c qwp: remove 2024-10-25 14:09:58 +01:00
Akash Levy 2523b5d194 Add xnor processing to opt_balance_tree -splitfanout 2024-10-25 02:07:26 -07:00
Akash Levy 5e0475fc89 Use topological sorting for split fanout to get maximal splitting 2024-10-25 02:07:03 -07:00
Akash Levy 7864c6dd34 vector fix for pyosys 2024-10-24 23:12:54 -07:00
Akash Levy f8672816b0 Add doxygen 2024-10-24 23:12:41 -07:00
Akash Levy 8e667e2e9f Add documentation for VHDL library directory 2024-10-23 23:53:21 -07:00
Akash Levy 1953a42f0d Add new lines 2024-10-23 23:52:55 -07:00
Akash Levy 17c8567b02 Really tiny fixes 2024-10-23 22:03:00 -07:00
Akash Levy 3e98069d90
Merge pull request #13 from alaindargelas/corrected_activ_and_duty 
Corrected activity and duty
 2024-10-23 14:54:36 -07:00
Akash Levy 79507ce4ad
Merge branch 'YosysHQ:main' into main 2024-10-23 10:57:46 -07:00
Alain Dargelas 44fedf8186 Code cleanup 2024-10-23 09:33:06 -07:00
Alain Dargelas 2c506bfc1b Corrected activity and duty 2024-10-22 16:26:49 -07:00
Emil J d1695ad998
Merge pull request #4666 from thorpej/dev/pkgsrc-patch-NetBSD-2 
misc/yosys-config.in: don't use the non-portable '==' operator with test(1)
 2024-10-22 13:10:52 +02:00
Akash Levy 85beec7758
Merge pull request #12 from alaindargelas/splitnetlist 
Split netlist pass
 2024-10-21 17:50:23 -07:00
Akash Levy 9ba609a7b0
Merge branch 'YosysHQ:main' into main 2024-10-21 16:28:19 -07:00
Alain Dargelas 6d395134d0 No -noclean 2024-10-21 16:23:04 -07:00
Alain Dargelas c2aa611e5d Fix comments and add freq annotation in sim pass 2024-10-21 15:53:48 -07:00