luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Smallfixes

This commit is contained in:
Akash Levy 2025-09-11 04:50:58 -07:00
parent b1f4d0d8aa
commit e25492e87a
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
tests/peepopt/addsub_c.ys
View File

@ -393,8 +393,8 @@ log -push
read_verilog <<EOT
module top(
input signed [3:0] a,
output signed [7:0] y
output signed [7:0] z,
output signed [7:0] y,
output signed [7:0] z
);
wire signed [7:0] add;
assign add = a + 4'sd6;
@ -414,8 +414,8 @@ log -push
read_verilog <<EOT
module top(
input signed [3:0] a,
output signed [7:0] y
output signed [7:0] z,
output signed [7:0] y,
output signed [7:0] z
);
wire signed [7:0] add;
assign add = a + 4'sd6;
@ -435,8 +435,8 @@ log -push
read_verilog <<EOT
module top(
input signed [3:0] a,
output signed [7:0] y
output signed [7:0] z,
output signed [7:0] y,
output signed [7:0] z
);
wire signed [7:0] sub;
assign sub = a - 4'sd6;
@ -456,8 +456,8 @@ log -push
read_verilog <<EOT
module top(
input signed [3:0] a,
output signed [7:0] y
output signed [7:0] z,
output signed [7:0] y,
output signed [7:0] z
);
wire signed [7:0] sub;
assign sub = a - 4'sd6;