luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity

docs: Note partial support of modports

Browse Source
This commit is contained in:
Krystine Sherwin
2025-10-14 14:59:32 +13:00
parent 25f2a88770
commit bbceaa6b5e
1 changed files with 4 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
docs/source/using_yosys/verilog.rst
+4 -1
View File
@@ -370,7 +370,10 @@ from SystemVerilog:
- array literals are currently not supported
- SystemVerilog interfaces (SVIs) are supported. Modports for specifying whether
ports are inputs or outputs are supported.
ports are inputs or outputs are supported when used with named arguments, but
not positional arguments. i.e. ``driver_mod d0(.intf(intf0),
.in(inputs[0]));`` is supported but ``driver_mod d0(intf0, inputs[0]);`` is
not.
- Assignments within expressions are supported.