luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity

opt_merge_inc: re add initvals deletion

Browse Source
This commit is contained in:
Emil J. Tywoniak
2026-09-17 14:13:57 +02:00
parent 2ccfd2b23b
commit 8a9f038d54
1 changed files with 7 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
passes/opt/opt_merge_inc.cc
+7
View File
@@ -439,7 +439,14 @@ struct OptMergeIncWorker
for (auto &[port, sig] : cell->connections()) {
if (cell->output(port)) {
// TODO why was this removed before?
RTLIL::SigSpec other_sig = other_cell->getPort(port);
Const init = initvals(other_sig);
initvals.remove_init(sig);
initvals.remove_init(other_sig);
module->connect(sig, other_cell->getPort(port));
assign_map.add(sig, other_sig);
initvals.set_init(other_sig, init);
}
}