luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 01:53:53 +02:00
Code Issues Packages Projects Releases Wiki Activity

techlibs: remove includes, imported by common_sim.vh already

Browse Source
This commit is contained in:
Miodrag Milanovic
2026-09-30 10:51:03 +02:00
parent a1a0ad7d45
commit 83ed7ea9ac
4 changed files with 0 additions and 28 deletions
Download Patch File Download Diff File Expand all files Collapse all files
techlibs/lattice/cells_sim_ecp5.v
-7
View File
@@ -217,10 +217,3 @@ module DP16KD(
parameter INITVAL_3F = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter INIT_DATA = "STATIC";
endmodule
`ifndef NO_INCLUDES
`include "cells_ff.vh"
`include "cells_io.vh"
`endif
techlibs/lattice/cells_sim_xo2.v
-7
View File
@@ -1,9 +1,2 @@
`include "common_sim.vh"
`include "ccu2d_sim.vh"
`ifndef NO_INCLUDES
`include "cells_ff.vh"
`include "cells_io.vh"
`endif
techlibs/lattice/cells_sim_xo3.v
-7
View File
@@ -1,9 +1,2 @@
`include "common_sim.vh"
`include "ccu2d_sim.vh"
`ifndef NO_INCLUDES
`include "cells_ff.vh"
`include "cells_io.vh"
`endif
techlibs/lattice/cells_sim_xo3d.v
-7
View File
@@ -1,9 +1,2 @@
`include "common_sim.vh"
`include "ccu2d_sim.vh"
`ifndef NO_INCLUDES
`include "cells_ff.vh"
`include "cells_io.vh"
`endif