luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
17,493 Commits 134 Branches 69 Tags 66 MiB

Default Branch

main

d4f39588a7 · Merge pull request #6038 from YosysHQ/emil/dfflibmap-fix-resetval · Updated 2026-07-14 20:41:59 +02:00
 ZIP  TAR.GZ

Branches

krys/symfpu

9dd5c3a6a4 · symfpu: Run pre-commit · Updated 2026-07-15 04:56:11 +02:00
0
31
 ZIP  TAR.GZ
emil/fix-cmake-readme

bac16eb1c4 · README: simplify build instructions · Updated 2026-07-14 13:02:52 +02:00
3
3
 ZIP  TAR.GZ
emil/dlatchlibmap

dda22a35d1 · dfflibmap: deduplicate liberty cell search code · Updated 2026-07-14 10:44:00 +02:00
42
14
 ZIP  TAR.GZ
nella/latch-diagnostics-2

64d483442f · Document always_latch. · Updated 2026-07-14 10:39:58 +02:00
10
4
 ZIP  TAR.GZ
emil/twines-proc-srcloc

51e2ad0a8d · proc_mux: WIP · Updated 2026-07-13 13:08:42 +02:00
309
231
 ZIP  TAR.GZ
nella/eqbits-perf-enhancements

3f8433b52d · Add help message + cleanup. · Updated 2026-07-11 13:06:42 +02:00
40
5
 ZIP  TAR.GZ
log-sink

0ccb1b6bb1 · Add LogSink & LogMessage classes for a more robust sink solution. · Updated 2026-07-10 13:07:09 +02:00
27
3
 ZIP  TAR.GZ
nella/fix-shift-fold

5628dff0bd · Fix wide shift count fold. · Updated 2026-07-07 15:04:57 +02:00
71
1
 ZIP  TAR.GZ
read_techlib

f691cf9df2 · Use read_techlib where applicable in tests · Updated 2026-06-25 08:49:02 +02:00
138
3
 ZIP  TAR.GZ
nak/write_btor_bweqx

b2fccbb52f · handle $bewqx in btor backend · Updated 2026-06-23 08:57:09 +02:00
229
1
 ZIP  TAR.GZ
nella/fuse-2

2b6214ad71 · Add eq tests. · Updated 2026-06-22 14:25:43 +02:00
288
4
 ZIP  TAR.GZ
emil/opt_muxtree-fix-reconvergence

7d942b9893 · opt_muxtree: inhibit opt on reconvergence · Updated 2026-06-15 18:53:44 +02:00
198
2
 ZIP  TAR.GZ
emil/opt_muxtree-fix-reconvergence-2

ffd8683907 · opt_muxtree: inhibit opt on reconvergence · Updated 2026-06-15 17:00:13 +02:00
201
2
 ZIP  TAR.GZ
krys/cmake_docs

2f82b3aed5 · docs: Remove build dir from tool help · Updated 2026-06-03 02:00:19 +02:00
299
10
 ZIP  TAR.GZ
emil/patcher

5a6568edbe · rtlil, patch: update signorm index and driver fields when committing Cell from Patch to Design · Updated 2026-05-23 01:09:26 +02:00
309
101
 ZIP  TAR.GZ
emil/signorm

849526491a · fixup! tests: signorm fix · Updated 2026-05-22 21:23:38 +02:00
309
84
 ZIP  TAR.GZ
emil/muxpack-fix-chain

334dd7b80c · muxpack: reject slicing of predecessor Y ports in mux chain · Updated 2026-05-13 10:27:05 +02:00
374
2
 ZIP  TAR.GZ
gus/read-verilog-signedness-bugs

d55f4daae2 · Cleanup. · Updated 2026-05-12 17:06:57 +02:00
364
9
 ZIP  TAR.GZ
nella/refactor-hierarchy

d9faee0153 · Accumulate connect cells. · Updated 2026-05-12 14:47:49 +02:00
414
11
 ZIP  TAR.GZ
nella/abc_new_tests

77b63be4d2 · Remove unstable san test for mac. · Updated 2026-05-06 13:44:10 +02:00
408
4
 ZIP  TAR.GZ