mirror of
https://github.com/StefanSchippers/xschem.git
synced 2026-09-07 20:36:20 +02:00
6c8b38ecf036737a8472de6d23d0163534b387ed
if bussed symbol ports are unconnected generate array of unconnected nets to match port multiplicity
xschem
A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.
Languages
C
72.7%
Tcl
16.4%
Awk
8.2%
Yacc
0.8%
Scheme
0.5%
Other
1.3%