xschem/xschem_library/xschem_simulator
Stefan Frederik 4fd65005a1 new_wire(): update connecting bubbles when inserting new wires and no one is highlighted 2021-01-19 13:32:45 +01:00
..
and2_1.sym "propagate_to" attribute for pins renamed to "goto" 2020-12-30 21:26:58 +01:00
and3_1.sym "propagate_to" attribute for pins renamed to "goto" 2020-12-30 21:26:58 +01:00
and4_1.sym "propagate_to" attribute for pins renamed to "goto" 2020-12-30 21:26:58 +01:00
dev-1.sym removed redundant update_conn_cues() in some graphic operations; lower priority mux operator for logic sim, Dont change logic value added ("U"), ability to simulate bidirectional switches and simple logic MOS transistor networks. added sample circuits. 2021-01-12 00:47:56 +01:00
dfrbp_1.sym added flip-flop simulation capabilities. added examples: merry xmas greeter and 7 segment display driver and counter. 2020-12-27 19:20:24 +01:00
dfrtp_1.sym new_wire(): update connecting bubbles when inserting new wires and no one is highlighted 2021-01-19 13:32:45 +01:00
diode_3.sym removed redundant update_conn_cues() in some graphic operations; lower priority mux operator for logic sim, Dont change logic value added ("U"), ability to simulate bidirectional switches and simple logic MOS transistor networks. added sample circuits. 2021-01-12 00:47:56 +01:00
dlrtn_1.sym removed redundant update_conn_cues() in some graphic operations; lower priority mux operator for logic sim, Dont change logic value added ("U"), ability to simulate bidirectional switches and simple logic MOS transistor networks. added sample circuits. 2021-01-12 00:47:56 +01:00
dlrtp_1.sym removed redundant update_conn_cues() in some graphic operations; lower priority mux operator for logic sim, Dont change logic value added ("U"), ability to simulate bidirectional switches and simple logic MOS transistor networks. added sample circuits. 2021-01-12 00:47:56 +01:00
einvp_1.sym sample schematic updates 2021-01-12 03:07:20 +01:00
fa_1.sym added rotate operator in logic function description 2021-01-04 17:24:57 +01:00
giant_label.sym num parameter to logic_set() to perform "num" toggling operations 2020-12-28 20:20:45 +01:00
giant_label2.sym remember last directory in export png/svg/pdf/ps, added missing symbols 2020-12-27 22:59:15 +01:00
inv_2.sym "propagate_to" attribute for pins renamed to "goto" 2020-12-30 21:26:58 +01:00
invert-1.sym removed redundant update_conn_cues() in some graphic operations; lower priority mux operator for logic sim, Dont change logic value added ("U"), ability to simulate bidirectional switches and simple logic MOS transistor networks. added sample circuits. 2021-01-12 00:47:56 +01:00
logic_test.sch better handle simulation interruption 2021-01-12 22:07:27 +01:00
logic_test.sym remember last directory in export png/svg/pdf/ps, added missing symbols 2020-12-27 22:59:15 +01:00
mux2_1.sym removed redundant update_conn_cues() in some graphic operations; lower priority mux operator for logic sim, Dont change logic value added ("U"), ability to simulate bidirectional switches and simple logic MOS transistor networks. added sample circuits. 2021-01-12 00:47:56 +01:00
n.sym added missing symbols to xschem_simulator/ 2021-01-12 19:12:40 +01:00
nand2_1.sym caching simulation data into "simdata" struct for performance 2020-12-31 03:08:24 +01:00
nand3_1.sym "propagate_to" attribute for pins renamed to "goto" 2020-12-30 21:26:58 +01:00
nand4_1.sym "propagate_to" attribute for pins renamed to "goto" 2020-12-30 21:26:58 +01:00
nor4_1.sym "propagate_to" attribute for pins renamed to "goto" 2020-12-30 21:26:58 +01:00
o21ai_1.sym "propagate_to" attribute for pins renamed to "goto" 2020-12-30 21:26:58 +01:00
or4_1.sym "propagate_to" attribute for pins renamed to "goto" 2020-12-30 21:26:58 +01:00
p.sym added missing symbols to xschem_simulator/ 2021-01-12 19:12:40 +01:00
segment.sym example schematics reshaped 2021-01-04 17:50:16 +01:00
simulate_ff.sch better handle simulation interruption 2021-01-12 22:07:27 +01:00
simulate_ff.sym remember last directory in export png/svg/pdf/ps, added missing symbols 2020-12-27 22:59:15 +01:00
switch-1.sym removed redundant update_conn_cues() in some graphic operations; lower priority mux operator for logic sim, Dont change logic value added ("U"), ability to simulate bidirectional switches and simple logic MOS transistor networks. added sample circuits. 2021-01-12 00:47:56 +01:00
switch_level_sim.sch remove unconnected components in switch_level_sim.sch 2021-01-14 18:53:50 +01:00
xor2_1.sym "propagate_to" attribute for pins renamed to "goto" 2020-12-30 21:26:58 +01:00