luke
/
xschem
mirror of https://github.com/StefanSchippers/xschem.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

doc updates

This commit is contained in:
stefan schippers 2023-04-13 22:33:56 +02:00
parent 340b89c58d
commit a8ba903aaa
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
doc/xschem_man/tutorial_instance_based_implementation.html
View File

@ -88,6 +88,12 @@ p{padding: 15px 30px 10px;}
circuit. The assumption for all alternate circuits created using the methods explained above is that the
alternate circuits have all the same interface as the base circuit (same input, output, inout pins, in the same order).
</p><br><br>
<p class="important">
Note: all the above concepts are valid for VHDL, Verilog and tEDAx netlists by replacing the
<kbd>spice_sym_def</kbd> attribute with <kbd>vhdl_sym_def</kbd>, <kbd>verilog_sym_def</kbd> and <kbd>tedax_sym_def</kbd>
respectively.
</p><br><br>
<!-- end of slide -->
<div class="filler"></div>
</div>