luke
/
verilator
mirror of https://github.com/verilator/verilator.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Apply 'make format'

This commit is contained in:
github action 2025-11-20 11:39:49 +00:00
parent a4e901135b
commit 0703159dbc
2 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/V3LinkCells.cpp
View File

@ -125,8 +125,7 @@ class LinkConfigsVisitor final : public VNVisitor {
}
void visit(AstConfigRule* nodep) override {
if (!nodep->cellp()) {
for (AstNode* usep = nodep->usep(); usep;
usep = usep->nextp()) {
for (AstNode* usep = nodep->usep(); usep; usep = usep->nextp()) {
m_state.m_liblist.push_back(usep->name());
}
} else {
@ -210,8 +209,8 @@ class LinkCellsVisitor final : public VNVisitor {
// First search IEEE config library list
AstNodeModule* foundp;
for (auto const& l : m_state.m_liblist) {
foundp = findModuleLibSym(modName, l);
if (foundp) return foundp;
foundp = findModuleLibSym(modName, l);
if (foundp) return foundp;
}
// Then search local library
foundp = findModuleLibSym(modName, libname);

3
test_regress/t/t_config_default.py
View File

@ -12,7 +12,8 @@ import vltest_bootstrap
test.scenarios('simulator')
test.compile(verilator_flags2=[
'--binary', '--top cfg1', '--work liba', 't/t_config_work__liba.v', '--work libb', 't/t_config_work__libb.v'
'--binary', '--top cfg1', '--work liba', 't/t_config_work__liba.v', '--work libb',
't/t_config_work__libb.v'
])
test.execute()