verilator/test_regress/t/t_func_tie_bad.v

19 lines
393 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2011 Wilson Snyder
// SPDX-License-Identifier: CC0-1.0
module t;
2026-03-08 23:26:40 +01:00
initial begin
// verilator lint_off IGNOREDRETURN
func(0, 1'b1);
end
2026-03-08 23:26:40 +01:00
function automatic int func(input int a, output bit b);
return 0;
endfunction
endmodule