verilator/test_regress/t/t_flag_fi.v

16 lines
470 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This program is free software; you can redistribute it and/or modify it
// under the terms of either the GNU Lesser General Public License Version 3
// or the Perl Artistic License Version 2.0.
// SPDX-FileCopyrightText: 2017 Wilson Snyder
// SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
2026-03-03 13:21:24 +01:00
module t;
2026-03-08 23:26:40 +01:00
initial begin
$c("myfunction();");
$write("*-* All Finished *-*\n");
$finish;
end
endmodule