verilator/test_regress/t/t_trace_split_cfuncs.v

15 lines
296 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2022 Varun Koyyalagunta
// SPDX-License-Identifier: CC0-1.0
2026-03-03 13:21:24 +01:00
module t;
2026-03-10 02:38:29 +01:00
initial begin
$dumpfile("dump.vcd");
$dumpvars();
end
endmodule