verilator/test_regress/t/t_array_unpacked_public.v

22 lines
419 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2020 Stefan Wallentowitz
// SPDX-License-Identifier: CC0-1.0
2026-03-03 13:21:24 +01:00
module t;
logic din[0:15];
2026-03-03 13:21:24 +01:00
array_test array_test_inst (.din(din));
initial begin
$write("*-* All Finished *-*\n");
$finish;
end
endmodule
2026-03-03 13:21:24 +01:00
module array_test (
input din[0:15]
);
endmodule