verilator/test_regress/t/t_program_extern.v

24 lines
461 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2022 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
2025-05-17 04:32:25 +02:00
extern program ex_pgm;
extern interface ex_ifc;
extern module ex_mod;
module t;
2025-05-17 04:32:25 +02:00
ex_pgm u_pgm();
ex_ifc u_ifc();
ex_mod u_mod();
initial begin
2025-05-17 04:32:25 +02:00
ex_task();
$write("*-* All Finished *-*\n");
$finish;
end
endmodule