verilator/test_regress/t/t_param_pattern2.v

25 lines
466 B
Systemverilog
Raw Normal View History

2025-03-09 01:13:20 +01:00
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain.
// SPDX-FileCopyrightText: 2021 Ryszard Rozak
2025-03-09 01:13:20 +01:00
// SPDX-License-Identifier: CC0-1.0
2026-03-10 02:38:29 +01:00
module dut #(
parameter int P[5]
) (
output int x
);
assign x = P[2];
2025-03-09 01:13:20 +01:00
endmodule
2026-03-03 13:21:24 +01:00
module t;
2026-03-10 02:38:29 +01:00
int o;
dut #(.P('{1, 2, 3, 4, 5})) u_dut (.x(o));
2025-03-09 01:13:20 +01:00
2026-03-10 02:38:29 +01:00
initial begin
if (o !== 3) $stop;
$write("*-* All Finished *-*\n");
$finish;
end
2025-03-09 01:13:20 +01:00
endmodule