Logo
Explore Help
Sign In
luke/sv2v
Watch 1
Star 0
Fork 0
mirror of https://github.com/zachjs/sv2v.git synced 2026-09-02 10:27:21 +02:00
Code Issues Packages Projects Releases Wiki Activity
16 Commits 2 Branches 14 Tags
50996f0d6736150d404c550cfed49a4a2e2d2aed
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Zachary Snow 50996f0d67 support for integers with arrays or assignments; more complete and standardized support for multiple reg/integer declarations in procedural blocks
2019-02-11 14:46:09 -05:00
Data
Basic build setup!
2019-02-08 01:09:33 -05:00
Language
support for integers with arrays or assignments; more complete and standardized support for multiple reg/integer declarations in procedural blocks
2019-02-11 14:46:09 -05:00
.gitignore
updated build procedure
2019-02-08 16:51:32 -05:00
LICENSE
updated LICENSE to reflect fork
2019-02-08 16:51:20 -05:00
Makefile
updated build procedure
2019-02-08 16:51:32 -05:00
Setup.hs
Initial commit: fork of https://github.com/tomahawkins/verilog
2019-02-07 23:49:12 -05:00
sv2v.cabal
updated build procedure
2019-02-08 16:51:32 -05:00
sv2v.hs
support for reduction ops, non-named/non-identifier module instantiation arguments, always @*
2019-02-10 17:47:11 -05:00
S
Description
SystemVerilog to Verilog conversion
conversionsystemverilogverilogyosys
BSD-3-Clause
3.3 MiB
Languages
Haskell 48.1%
SystemVerilog 26.3%
Verilog 16.4%
Yacc 6.4%
Shell 2.4%
Other 0.3%
Powered by Gitea Version: 1.27.2 Page: 1191ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API