mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 09:28:12 +02:00
Zachary Snow
2b377cef04
- support for interface instance arrays - support for interface-using module instance arrays - support for modport array bindings - fix modport bindings shadowed in nested instances
28 lines
784 B
Verilog
28 lines
784 B
Verilog
module Module(xs);
|
|
parameter LEFT = 0;
|
|
parameter RIGHT = 0;
|
|
input wire [LEFT:RIGHT] xs;
|
|
endmodule
|
|
|
|
module Instance();
|
|
parameter LEFT = 0;
|
|
parameter RIGHT = 0;
|
|
|
|
parameter INNER_LEFT = 0;
|
|
parameter INNER_RIGHT = 0;
|
|
parameter INNER_OFFSET = 0;
|
|
|
|
reg [LEFT:RIGHT] xs;
|
|
|
|
localparam LO = INNER_LEFT >= INNER_RIGHT ? INNER_RIGHT : INNER_LEFT;
|
|
localparam HI = INNER_LEFT >= INNER_RIGHT ? INNER_LEFT : INNER_RIGHT;
|
|
localparam LEN = HI - LO + 1;
|
|
|
|
Module #(INNER_LEFT + INNER_OFFSET, INNER_RIGHT + INNER_OFFSET)
|
|
l(xs[INNER_LEFT:INNER_RIGHT]);
|
|
Module #(INNER_LEFT + INNER_OFFSET, INNER_RIGHT + INNER_OFFSET)
|
|
m(xs[LO+:LEN]);
|
|
Module #(INNER_LEFT + INNER_OFFSET, INNER_RIGHT + INNER_OFFSET)
|
|
n(xs[HI-:LEN]);
|
|
endmodule
|