sv2v/test/core/interface_star.v

12 lines
213 B
Verilog

module top;
reg data;
initial #1 $display("Interface %b", data);
initial #2 $display("Module %b", data);
initial begin
data = 0;
#1;
data = 1;
#1;
end
endmodule