sv2v/test/core/empty_constructs.v

3 lines
22 B
Verilog