mirror of https://github.com/zachjs/sv2v.git
3 lines
22 B
Verilog
3 lines
22 B
Verilog
|
|
module top;
|
||
|
|
endmodule
|