sv2v/test/core/empty_constructs.v

3 lines
22 B
Verilog
Raw Permalink Normal View History

module top;
endmodule