mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 09:28:12 +02:00
8 lines
140 B
Verilog
8 lines
140 B
Verilog
module top;
|
|
wire b;
|
|
wire [1:0] a;
|
|
assign b = 1'b1;
|
|
assign a = {2 {1'b1}};
|
|
initial #1 $display("%b %b", a, b);
|
|
endmodule
|