Files

8 lines
140 B
Verilog
Raw Permalink Normal View History

2020-07-19 19:09:57 -06:00
module top;
wire b;
wire [1:0] a;
2021-02-03 16:12:05 -05:00
assign b = 1'b1;
assign a = {2 {1'b1}};
2020-07-19 19:09:57 -06:00
initial #1 $display("%b %b", a, b);
endmodule