sv2v/test/core/interface_infer.v

22 lines
535 B
Verilog
Raw Normal View History

module top;
genvar g;
2020-02-10 03:57:09 +01:00
localparam SOME_VAL = 3;
generate
if (1) begin : i
wire x = 0;
initial $display("Interface %d %d", x, SOME_VAL);
for (g = 10; g < 15; g = g + 1) begin
initial $display(g);
end
2020-02-10 03:57:09 +01:00
end
endgenerate
generate
if (1) begin : m
initial $display("Module %d", i.x);
for (g = 0; g < 5; g = g + 1) begin
initial $display(g);
end
2020-02-10 03:57:09 +01:00
end
endgenerate
endmodule