This website requires JavaScript.
Explore
Help
Register
Sign In
luke
/
sv2v
mirror of
https://github.com/zachjs/sv2v.git
Watch
1
Star
0
Fork
You've already forked sv2v
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
d335d2ff25
sv2v
/
test
/
core
/
inc.v
8 lines
118 B
Verilog
Raw
Normal View
History
Unescape
Escape
allow post inc/dec as first stmt in a block
2019-09-18 03:16:37 +02:00
module
top
;
integer
x
=
0
;
added source trace comments - Trace comments cover module items, decls, and stmts - Added pseudo-lexer to Alex parser for monadic Position production - Added Position to every DeclToken - Removed Comment PackageItem - Added CommentStmt and CommentDecl - Fixed traversal skipping outer MIAttr ModuleItems - Generally cleaned up Parser modules
2020-01-31 04:17:17 +01:00
initial
repeat
(
4
)
begin
allow post inc/dec as first stmt in a block
2019-09-18 03:16:37 +02:00
x
=
x
+
1
;
$display
(
x
)
;
end
endmodule