luke
/
sv2v
mirror of https://github.com/zachjs/sv2v.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

allow post inc/dec as first stmt in a block

This commit is contained in:
Zachary Snow 2019-09-17 21:16:37 -04:00
parent e2f044ec4a
commit 82218848fc
3 changed files with 16 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/Language/SystemVerilog/Parser/Parse.y
View File

@ -586,6 +586,7 @@ DeclOrStmtTokens(delim) :: { [DeclToken] }
| DeclOrStmtToken DeclOrStmtTokens(delim) { [$1] ++ $2 }
| AsgnOp Expr "," DeclOrStmtTokens(delim) { [DTAsgn $1 $2, DTComma] ++ $4 }
| AsgnOp Expr delim { [DTAsgn $1 $2] }
| IncOrDecOperator delim { [DTAsgn (AsgnOp $1) (Number "1")] }
| "<=" opt(DelayOrEventControl) Expr "," DeclOrStmtTokens(delim) { [DTAsgnNBlk $2 $3, DTComma] ++ $5 }
| "<=" opt(DelayOrEventControl) Expr delim { [DTAsgnNBlk $2 $3] }
DeclOrStmtToken :: { DeclToken }
@ -882,7 +883,6 @@ Stmt :: { Stmt }
| Identifier "::" Identifier ";" { Subroutine (Just $1) $3 (Args [] []) }
| LHS "<=" opt(DelayOrEventControl) Expr ";" { Asgn $3 $1 $4 }
| LHS IncOrDecOperator ";" { AsgnBlk (AsgnOp $2) $1 (Number "1") }
| IncOrDecOperator LHS ";" { AsgnBlk (AsgnOp $1) $2 (Number "1") }
StmtNonAsgn :: { Stmt }
: ";" { Null }
| "begin" opt(Tag) DeclsAndStmts "end" opt(Tag) { Block (combineTags $2 $5) (fst $3) (snd $3) }
@ -903,6 +903,7 @@ StmtNonAsgn :: { Stmt }
| "->" Identifier ";" { Trigger $2 }
| AttributeInstance Stmt { StmtAttr $1 $2 }
| ProceduralAssertionStatement { Assertion $1 }
| IncOrDecOperator LHS ";" { AsgnBlk (AsgnOp $1) $2 (Number "1") }
Unique :: { Maybe UniquePriority }
: {- empty -} { Nothing }

7
test/basic/inc.sv Normal file
View File

@ -0,0 +1,7 @@
module top;
integer x = 0;
initial begin
x++;
$display(x);
end
endmodule

7
test/basic/inc.v Normal file
View File

@ -0,0 +1,7 @@
module top;
integer x = 0;
initial begin
x = x + 1;
$display(x);
end
endmodule