sv2v/test/core/inc.v

8 lines
118 B
Verilog

module top;
integer x = 0;
initial repeat (4) begin
x = x + 1;
$display(x);
end
endmodule