mirror of https://github.com/zachjs/sv2v.git
5 lines
58 B
Verilog
5 lines
58 B
Verilog
|
module top;
|
||
|
|
wire o1, o2;
|
||
|
|
mod m(o1, o2);
|
||
|
|
endmodule
|