luke
/
sv2v
mirror of https://github.com/zachjs/sv2v.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
sv2v/test/core/output_implicit_tb.v

5 lines
58 B
Verilog
Raw Blame History

module top;
wire o1, o2;
mod m(o1, o2);
endmodule
Reference in New Issue View Git Blame Copy Permalink