mirror of https://github.com/zachjs/sv2v.git
7 lines
93 B
Systemverilog
7 lines
93 B
Systemverilog
|
module Example(
|
||
|
|
input int inp,
|
||
|
|
output int out
|
||
|
|
);
|
||
|
|
assign out = inp * 2;
|
||
|
|
endmodule
|