sv2v/test/core/input_int.sv

7 lines
93 B
Systemverilog

module Example(
input int inp,
output int out
);
assign out = inp * 2;
endmodule