luke
/
sv2v
mirror of https://github.com/zachjs/sv2v.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
sv2v/test/core/struct_unit_array.v

5 lines
82 B
Verilog
Raw Normal View History

fix premature elaboration of single element patterns
2020-12-08 00:23:29 +01:00
module top;
convert logics with initial values to regs, not wires
2021-07-02 05:17:08 +02:00
reg [2:0] s = 3'b110;
fix premature elaboration of single element patterns
2020-12-08 00:23:29 +01:00
initial #1 $display("%b", s);
endmodule