mirror of https://github.com/zachjs/sv2v.git
5 lines
83 B
Verilog
5 lines
83 B
Verilog
|
module top;
|
||
|
|
wire [2:0] s = 3'b110;
|
||
|
|
initial #1 $display("%b", s);
|
||
|
|
endmodule
|