Files
sv2v/test/basic/interface_struct.v
T

17 lines
337 B
Verilog
Raw Normal View History

module top;
2020-08-08 20:43:47 -06:00
generate
begin : i
wire [3:0] x;
reg [1:0] w;
end
endgenerate
assign i.x = 4'b1001;
initial i.w = 2'b10;
initial begin
2020-08-08 20:43:47 -06:00
$display("%b", i.x[3]);
$display("%b", i.x[2]);
$display("%b", i.x[1]);
$display("%b", i.x[0]);
end
endmodule