Files

15 lines
291 B
Verilog
Raw Permalink Normal View History

module top;
localparam [2:0] AccessAck = 3'd0;
wire [2:0] test;
2024-02-11 19:04:48 -05:00
reg start;
always @(*) begin
2024-02-11 19:04:48 -05:00
if (start);
case (test)
AccessAck: $display("Ack");
default : $display("default");
endcase
end
2024-02-11 19:04:48 -05:00
initial start = 0;
endmodule