Files

8 lines
118 B
Verilog
Raw Permalink Normal View History

2019-09-17 21:16:37 -04:00
module top;
integer x = 0;
2020-01-30 22:17:17 -05:00
initial repeat (4) begin
2019-09-17 21:16:37 -04:00
x = x + 1;
$display(x);
end
endmodule