mirror of
https://github.com/zachjs/sv2v.git
synced 2026-08-30 09:28:12 +02:00
8 lines
118 B
Verilog
8 lines
118 B
Verilog
module top;
|
|
integer x = 0;
|
|
initial repeat (4) begin
|
|
x = x + 1;
|
|
$display(x);
|
|
end
|
|
endmodule
|