luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fixedpnr: fix latch INV/INIT polarity 

Signed-off-by: John McMaster <JohnDMcMaster@gmail.com>
Signed-off-by: Tim 'mithro' Ansell <mithro@mithis.com>
This commit is contained in:
John McMaster 2017-11-28 16:25:39 -08:00 committed by Tim 'mithro' Ansell
parent ee3613e047
commit 80fcae8c57
3 changed files with 18 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
minitests/fixedpnr/runme.sh
View File

@ -7,4 +7,17 @@ for ff in fdre fdse fdce fdce_inv fdpe ldce ldpe; do
${XRAY_SEGPRINT} -z design_$ff.bits >design_$ff.seg ${XRAY_SEGPRINT} -z design_$ff.bits >design_$ff.seg
done done
diff -u design_fdre.bits design_fdse.bits # Clock inverter bit
diff design_fdce.seg design_fdce_inv.seg || true
# Bits set on FF's are a superset of FDPE
# FDSE has the most bits set
diff design_fdpe.seg design_fdse.seg || true
diff design_fdpe.seg design_fdce.seg || true
diff design_fdpe.seg design_fdre.seg || true
# the latch bit
diff design_fdpe.seg design_ldpe.seg || true
# LDPE has one more bit pair set than LDCE
# This is the same pair FDRE/LDCE have
diff design_ldpe.seg design_ldce.seg || true

3
minitests/fixedpnr/top_ldce.v
View File

@ -1,7 +1,8 @@
module top(input clk, ce, sr, d, output q); module top(input clk, ce, sr, d, output q);
(* LOC="SLICE_X16Y100", BEL="AFF", DONT_TOUCH *) (* LOC="SLICE_X16Y100", BEL="AFF", DONT_TOUCH *)
LDCE ff ( //Keep inverter off
LDCE_1 ff (
.G(clk), .G(clk),
.GE(ce), .GE(ce),
.CLR(sr), .CLR(sr),

3
minitests/fixedpnr/top_ldpe.v
View File

@ -1,7 +1,8 @@
module top(input clk, ce, sr, d, output q); module top(input clk, ce, sr, d, output q);
(* LOC="SLICE_X16Y100", BEL="AFF", DONT_TOUCH *) (* LOC="SLICE_X16Y100", BEL="AFF", DONT_TOUCH *)
LDPE ff ( //Keep inverter off
LDPE_1 ff (
.G(clk), .G(clk),
.GE(ce), .GE(ce),
.PRE(sr), .PRE(sr),