docs: Adding DRAM info to TOC.

Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
This commit is contained in:
Tim 'mithro' Ansell 2019-04-03 19:28:23 -07:00
parent 9717fa48eb
commit 8c90ae2e39
1 changed files with 1 additions and 0 deletions

View File

@ -20,6 +20,7 @@ to develop a free and open Verilog to bitstream toolchain for these devices.
architecture/overview
architecture/configuration
architecture/bitstream_format
architecture/dram_configuration
architecture/glossary
.. toctree::