prjxray/minitests/litex/uart_ddr/arty/src.yosys/synth.ys

3 lines
58 B
Plaintext
Raw Normal View History

read_verilog ../verilog/top.v
synth_xilinx -edif top.edif