2019-04-29 23:37:40 +02:00
|
|
|
|
|
|
|
|
(DELAYFILE
|
|
|
|
|
(SDFVERSION "3.0")
|
|
|
|
|
(TIMESCALE 1ps)
|
|
|
|
|
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_IN_PHY_PHASER_IN_PHYPHASER_IN_OUTPUT_CLK_SRC_DELAYED_MEM_REF")
|
|
|
|
|
(INSTANCE PHASER_IN_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH MEMREFCLK ICLKDIV (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_IN_PHY_PHASER_IN_PHYPHASER_IN_OUTPUT_CLK_SRC_DELAYED_PHASE_REF")
|
|
|
|
|
(INSTANCE PHASER_IN_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH PHASEREFCLK ICLKDIV (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_IN_PHY_PHASER_IN_PHYPHASER_IN_OUTPUT_CLK_SRC_DELAYED_REF")
|
|
|
|
|
(INSTANCE PHASER_IN_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH FREQREFCLK ICLKDIV (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_IN_PHY_PHASER_IN_PHYPHASER_IN_OUTPUT_CLK_SRC_FREQ_REF")
|
|
|
|
|
(INSTANCE PHASER_IN_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH FREQREFCLK ICLKDIV (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_IN_PHY_PHASER_IN_PHYPHASER_IN_OUTPUT_CLK_SRC_MEM_REF")
|
|
|
|
|
(INSTANCE PHASER_IN_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH MEMREFCLK ICLKDIV (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_IN_PHY_PHASER_IN_PHYPHASER_IN_OUTPUT_CLK_SRC_PHASE_REF")
|
|
|
|
|
(INSTANCE PHASER_IN_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH PHASEREFCLK ICLKDIV (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_IN_PHY_PHASER_IN_PHYPHASER_IN_PHY")
|
|
|
|
|
(INSTANCE PHASER_IN_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH MEMREFCLK DQSFOUND (0.204::0.217)(0.379::0.402))
|
|
|
|
|
(IOPATH RST DQSOUTOFRANGE (0.094::0.100)(0.186::0.198))
|
|
|
|
|
(IOPATH RST PHASELOCKED (0.094::0.100)(0.186::0.198))
|
|
|
|
|
(IOPATH SCANCLK SCANOUT (0.094::0.100)(0.186::0.198))
|
|
|
|
|
(IOPATH SYSCLK FINEOVERFLOW (0.344::0.365)(0.667::0.708))
|
|
|
|
|
(IOPATH SYSCLK STG1OVERFLOW (0.230::0.244)(0.431::0.458))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
2019-05-15 02:28:55 +02:00
|
|
|
(TIMINGCHECK
|
|
|
|
|
(HOLD BURSTPENDING (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP BURSTPENDING (posedge SYSCLK) (0.040::0.042))
|
|
|
|
|
(HOLD SYSCLK (posedge SYSCLK) (0.050::0.053))
|
|
|
|
|
(SETUP SYSCLK (posedge SYSCLK) (0.099::0.105))
|
|
|
|
|
(HOLD COUNTERREADEN (posedge SYSCLK) (0.050::0.053))
|
|
|
|
|
(SETUP COUNTERREADEN (posedge SYSCLK) (0.095::0.101))
|
|
|
|
|
(HOLD DIVIDERST (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP DIVIDERST (posedge SYSCLK) (0.091::0.097))
|
|
|
|
|
(HOLD EDGEADV (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP EDGEADV (posedge SYSCLK) (0.028::0.030))
|
|
|
|
|
(HOLD ENSTG1 (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP ENSTG1 (posedge SYSCLK) (0.170::0.180))
|
|
|
|
|
(HOLD ENSTG1ADJUSTB (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP ENSTG1ADJUSTB (posedge SYSCLK) (0.227::0.241))
|
|
|
|
|
(HOLD SYSCLK (posedge SYSCLK) (0.050::0.053))
|
|
|
|
|
(SETUP SYSCLK (posedge SYSCLK) (0.072::0.076))
|
|
|
|
|
(HOLD FINEINC (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP FINEINC (posedge SYSCLK) (0.057::0.061))
|
|
|
|
|
(HOLD RSTDQSFIND (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP RSTDQSFIND (posedge SYSCLK) (0.156::0.166))
|
|
|
|
|
(HOLD SCANENB (posedge SCANCLK) (0.000::0.000))
|
|
|
|
|
(SETUP SCANENB (posedge SCANCLK) (0.212::0.225))
|
|
|
|
|
(HOLD SCANIN (posedge SCANCLK) (0.000::0.000))
|
|
|
|
|
(SETUP SCANIN (posedge SCANCLK) (0.030::0.032))
|
|
|
|
|
(HOLD SCANMODEB (posedge SCANCLK) (0.000::0.000))
|
|
|
|
|
(SETUP SCANMODEB (posedge SCANCLK) (0.526::0.559))
|
|
|
|
|
(HOLD SYSCLK (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP SYSCLK (posedge SYSCLK) (0.046::0.049))
|
|
|
|
|
(HOLD SYSCLK (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP SYSCLK (posedge SYSCLK) (0.227::0.241))
|
|
|
|
|
(HOLD SYSCLK (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP SYSCLK (posedge SYSCLK) (0.218::0.232))
|
|
|
|
|
(HOLD STG1READ (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP STG1READ (posedge SYSCLK) (0.154::0.164))
|
|
|
|
|
)
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_IN_PHY_PHASER_IN_PHYPHASER_IN_PHY_COUNTERLOADVAL")
|
|
|
|
|
(INSTANCE PHASER_IN_PHY)
|
|
|
|
|
(TIMINGCHECK
|
|
|
|
|
(HOLD SYSCLK (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP SYSCLK (posedge SYSCLK) (0.067::0.071))
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
|
|
|
|
(CELLTYPE "PHASER_IN_PHY_PHASER_IN_PHYPHASER_IN_PHY_ENCALIB")
|
|
|
|
|
(INSTANCE PHASER_IN_PHY)
|
|
|
|
|
(TIMINGCHECK
|
|
|
|
|
(HOLD SYSCLK (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP SYSCLK (posedge SYSCLK) (0.217::0.230))
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
|
|
|
|
(CELLTYPE "PHASER_IN_PHY_PHASER_IN_PHYPHASER_IN_PHY_OUTPUT_CLK_SRC_DELAYED_MEM_REF")
|
|
|
|
|
(INSTANCE PHASER_IN_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH MEMREFCLK ICLK (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH MEMREFCLK ICLKDIV (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH MEMREFCLK ISERDESRST (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH MEMREFCLK RCLK (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH MEMREFCLK WRENABLE (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_IN_PHY_PHASER_IN_PHYPHASER_IN_PHY_OUTPUT_CLK_SRC_DELAYED_PHASE_REF")
|
|
|
|
|
(INSTANCE PHASER_IN_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH PHASEREFCLK ICLK (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH PHASEREFCLK ICLKDIV (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH PHASEREFCLK ISERDESRST (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH PHASEREFCLK RCLK (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH PHASEREFCLK WRENABLE (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_IN_PHY_PHASER_IN_PHYPHASER_IN_PHY_OUTPUT_CLK_SRC_DELAYED_REF")
|
|
|
|
|
(INSTANCE PHASER_IN_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH FREQREFCLK ICLK (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH FREQREFCLK ICLKDIV (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH FREQREFCLK ISERDESRST (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH FREQREFCLK RCLK (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH FREQREFCLK WRENABLE (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_IN_PHY_PHASER_IN_PHYPHASER_IN_PHY_OUTPUT_CLK_SRC_FREQ_REF")
|
|
|
|
|
(INSTANCE PHASER_IN_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH FREQREFCLK ICLK (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH FREQREFCLK ICLKDIV (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH FREQREFCLK RCLK (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_IN_PHY_PHASER_IN_PHYPHASER_IN_PHY_OUTPUT_CLK_SRC_MEM_REF")
|
|
|
|
|
(INSTANCE PHASER_IN_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH MEMREFCLK ICLK (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH MEMREFCLK ICLKDIV (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH MEMREFCLK RCLK (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_IN_PHY_PHASER_IN_PHYPHASER_IN_PHY_OUTPUT_CLK_SRC_PHASE_REF")
|
|
|
|
|
(INSTANCE PHASER_IN_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
|
|
|
|
(IOPATH PHASEREFCLK ICLK (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH PHASEREFCLK ICLKDIV (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH PHASEREFCLK RCLK (0.000::0.000)(0.000::0.000))
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
|
|
|
|
(CELLTYPE "PHASER_IN_PHY_PHASER_IN_PHYPHASER_IN_PHY_RANKSEL")
|
|
|
|
|
(INSTANCE PHASER_IN_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(TIMINGCHECK
|
|
|
|
|
(HOLD SYSCLK (posedge SYSCLK) (0.000::0.000))
|
2019-05-15 02:28:55 +02:00
|
|
|
(SETUP SYSCLK (posedge SYSCLK) (0.228::0.242))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_IN_PHY_PHASER_IN_PHYPHASER_IN_PHY_STG1REGL")
|
|
|
|
|
(INSTANCE PHASER_IN_PHY)
|
|
|
|
|
(TIMINGCHECK
|
|
|
|
|
(HOLD SYSCLK (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP SYSCLK (posedge SYSCLK) (0.218::0.231))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_COARSE_BYPASS_FALSE_OCLKDELAY_INV_FALSE_OUTPUT_CLK_SRC_DELAYED_PHASE_REF")
|
2019-04-29 23:37:40 +02:00
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH PHASEREFCLK OCLKDELAYED (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_COARSE_BYPASS_FALSE_OCLKDELAY_INV_FALSE_OUTPUT_CLK_SRC_DELAYED_REF")
|
2019-04-29 23:37:40 +02:00
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH MEMREFCLK OCLKDELAYED (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_COARSE_BYPASS_FALSE_OCLKDELAY_INV_TRUE_OUTPUT_CLK_SRC_DELAYED_PHASE_REF")
|
2019-04-29 23:37:40 +02:00
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
|
|
|
|
(IOPATH PHASEREFCLK OCLKDELAYED (0.000::0.000)(0.000::0.000))
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_COARSE_BYPASS_FALSE_OCLKDELAY_INV_TRUE_OUTPUT_CLK_SRC_DELAYED_REF")
|
2019-04-29 23:37:40 +02:00
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH MEMREFCLK OCLKDELAYED (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_COARSE_BYPASS_FALSE_OUTPUT_CLK_SRC_DELAYED_PHASE_REF")
|
2019-04-29 23:37:40 +02:00
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
|
|
|
|
(IOPATH PHASEREFCLK OCLKDIV (0.000::0.000)(0.000::0.000))
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_COARSE_BYPASS_FALSE_OUTPUT_CLK_SRC_DELAYED_REF")
|
2019-04-29 23:37:40 +02:00
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
|
|
|
|
(IOPATH MEMREFCLK OCLKDIV (0.000::0.000)(0.000::0.000))
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_COARSE_BYPASS_TRUE_OCLKDELAY_INV_FALSE_OUTPUT_CLK_SRC_DELAYED_PHASE_REF")
|
2019-04-29 23:37:40 +02:00
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH PHASEREFCLK OCLKDELAYED (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_COARSE_BYPASS_TRUE_OCLKDELAY_INV_FALSE_OUTPUT_CLK_SRC_DELAYED_REF")
|
2019-04-29 23:37:40 +02:00
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH MEMREFCLK OCLKDELAYED (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_COARSE_BYPASS_TRUE_OCLKDELAY_INV_TRUE_OUTPUT_CLK_SRC_DELAYED_PHASE_REF")
|
2019-04-29 23:37:40 +02:00
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
|
|
|
|
(IOPATH PHASEREFCLK OCLKDELAYED (0.000::0.000)(0.000::0.000))
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_COARSE_BYPASS_TRUE_OCLKDELAY_INV_TRUE_OUTPUT_CLK_SRC_DELAYED_REF")
|
2019-04-29 23:37:40 +02:00
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH MEMREFCLK OCLKDELAYED (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_COARSE_BYPASS_TRUE_OUTPUT_CLK_SRC_DELAYED_PHASE_REF")
|
2019-04-29 23:37:40 +02:00
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH PHASEREFCLK OCLKDIV (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_COARSE_BYPASS_TRUE_OUTPUT_CLK_SRC_DELAYED_REF")
|
2019-04-29 23:37:40 +02:00
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
|
|
|
|
(IOPATH MEMREFCLK OCLKDIV (0.000::0.000)(0.000::0.000))
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_OUTPUT_CLK_SRC_FREQ_REF")
|
2019-04-29 23:37:40 +02:00
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH MEMREFCLK OCLKDIV (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_OUTPUT_CLK_SRC_PHASE_REF")
|
2019-04-29 23:37:40 +02:00
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
|
|
|
|
(IOPATH PHASEREFCLK OCLKDIV (0.000::0.000)(0.000::0.000))
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
|
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_PHY")
|
|
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
|
|
|
|
(IOPATH SCANCLK SCANOUT (0.094::0.100)(0.186::0.198))
|
|
|
|
|
(IOPATH SYSCLK COARSEOVERFLOW (0.143::0.152)(0.274::0.291))
|
|
|
|
|
(IOPATH SYSCLK FINEOVERFLOW (0.182::0.193)(0.337::0.358))
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(TIMINGCHECK
|
2019-05-15 02:28:55 +02:00
|
|
|
(HOLD SYSCLK (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP SYSCLK (posedge SYSCLK) (0.126::0.134))
|
2019-04-29 23:37:40 +02:00
|
|
|
(HOLD COARSEENABLE (posedge SYSCLK) (0.050::0.053))
|
|
|
|
|
(SETUP COARSEENABLE (posedge SYSCLK) (0.114::0.121))
|
2019-05-15 02:28:55 +02:00
|
|
|
(HOLD SYSCLK (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP SYSCLK (posedge SYSCLK) (0.133::0.141))
|
2019-04-29 23:37:40 +02:00
|
|
|
(HOLD SYSCLK (posedge SYSCLK) (0.050::0.053))
|
|
|
|
|
(SETUP SYSCLK (posedge SYSCLK) (0.099::0.105))
|
2019-05-15 02:28:55 +02:00
|
|
|
(HOLD SYSCLK (posedge SYSCLK) (0.050::0.053))
|
|
|
|
|
(SETUP SYSCLK (posedge SYSCLK) (0.073::0.077))
|
2019-04-29 23:37:40 +02:00
|
|
|
(HOLD EDGEADV (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP EDGEADV (posedge SYSCLK) (0.027::0.029))
|
2019-05-15 02:28:55 +02:00
|
|
|
(HOLD SYSCLK (posedge SYSCLK) (0.050::0.053))
|
|
|
|
|
(SETUP SYSCLK (posedge SYSCLK) (0.169::0.179))
|
2019-04-29 23:37:40 +02:00
|
|
|
(HOLD FINEINC (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP FINEINC (posedge SYSCLK) (0.050::0.053))
|
2019-05-15 02:28:55 +02:00
|
|
|
(HOLD SCANENB (posedge SCANCLK) (0.000::0.000))
|
|
|
|
|
(SETUP SCANENB (posedge SCANCLK) (0.488::0.518))
|
|
|
|
|
(HOLD SCANIN (posedge SCANCLK) (0.000::0.000))
|
|
|
|
|
(SETUP SCANIN (posedge SCANCLK) (0.194::0.206))
|
2019-04-29 23:37:40 +02:00
|
|
|
(HOLD SCANCLK (posedge SCANCLK) (0.000::0.000))
|
2019-05-15 02:28:55 +02:00
|
|
|
(SETUP SCANCLK (posedge SCANCLK) (0.966::1.026))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_PHY_COARSE_BYPASS_FALSE_OCLKDELAY_INV_FALSE_OUTPUT_CLK_SRC_DELAYED_PHASE_REF")
|
2019-04-29 23:37:40 +02:00
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH PHASEREFCLK OCLKDELAYED (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_PHY_COARSE_BYPASS_FALSE_OCLKDELAY_INV_FALSE_OUTPUT_CLK_SRC_DELAYED_REF")
|
|
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH MEMREFCLK OCLKDELAYED (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_PHY_COARSE_BYPASS_FALSE_OCLKDELAY_INV_TRUE_OUTPUT_CLK_SRC_DELAYED_PHASE_REF")
|
|
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH PHASEREFCLK OCLKDELAYED (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_PHY_COARSE_BYPASS_FALSE_OCLKDELAY_INV_TRUE_OUTPUT_CLK_SRC_DELAYED_REF")
|
|
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH MEMREFCLK OCLKDELAYED (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_PHY_COARSE_BYPASS_FALSE_OUTPUT_CLK_SRC_DELAYED_PHASE_REF")
|
|
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH PHASEREFCLK OCLK (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH PHASEREFCLK OCLKDIV (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH PHASEREFCLK OSERDESRST (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH PHASEREFCLK RDENABLE (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_PHY_COARSE_BYPASS_FALSE_OUTPUT_CLK_SRC_DELAYED_REF")
|
|
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH MEMREFCLK OCLK (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH MEMREFCLK OCLKDIV (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH MEMREFCLK OSERDESRST (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH MEMREFCLK RDENABLE (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_PHY_COARSE_BYPASS_TRUE_OCLKDELAY_INV_FALSE_OUTPUT_CLK_SRC_DELAYED_PHASE_REF")
|
|
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH PHASEREFCLK OCLKDELAYED (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_PHY_COARSE_BYPASS_TRUE_OCLKDELAY_INV_FALSE_OUTPUT_CLK_SRC_DELAYED_REF")
|
|
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
|
|
|
|
(IOPATH MEMREFCLK OCLKDELAYED (0.000::0.000)(0.000::0.000))
|
|
|
|
|
)
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_PHY_COARSE_BYPASS_TRUE_OCLKDELAY_INV_TRUE_OUTPUT_CLK_SRC_DELAYED_PHASE_REF")
|
|
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH PHASEREFCLK OCLKDELAYED (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_PHY_COARSE_BYPASS_TRUE_OCLKDELAY_INV_TRUE_OUTPUT_CLK_SRC_DELAYED_REF")
|
|
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH MEMREFCLK OCLKDELAYED (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_PHY_COARSE_BYPASS_TRUE_OUTPUT_CLK_SRC_DELAYED_PHASE_REF")
|
|
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH PHASEREFCLK OCLK (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH PHASEREFCLK OCLKDIV (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH PHASEREFCLK OSERDESRST (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH PHASEREFCLK RDENABLE (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_PHY_COARSE_BYPASS_TRUE_OUTPUT_CLK_SRC_DELAYED_REF")
|
|
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH MEMREFCLK OCLK (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH MEMREFCLK OCLKDIV (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH MEMREFCLK OSERDESRST (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH MEMREFCLK RDENABLE (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
2019-05-15 02:28:55 +02:00
|
|
|
)
|
|
|
|
|
(CELL
|
|
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_PHY_COUNTERLOADVAL")
|
|
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(TIMINGCHECK
|
|
|
|
|
(HOLD SYSCLK (posedge SYSCLK) (0.000::0.000))
|
2019-05-15 02:28:55 +02:00
|
|
|
(SETUP SYSCLK (posedge SYSCLK) (0.168::0.178))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_PHY_ENCALIB")
|
|
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
|
|
|
|
(TIMINGCHECK
|
|
|
|
|
(HOLD SYSCLK (posedge SYSCLK) (0.000::0.000))
|
|
|
|
|
(SETUP SYSCLK (posedge SYSCLK) (0.176::0.187))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_PHY_OUTPUT_CLK_SRC_FREQ_REF")
|
|
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH MEMREFCLK OCLK (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH MEMREFCLK OCLKDIV (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
(CELL
|
2019-05-15 02:28:55 +02:00
|
|
|
(CELLTYPE "PHASER_OUT_PHY_PHASER_OUT_PHYPHASER_OUT_PHY_OUTPUT_CLK_SRC_PHASE_REF")
|
|
|
|
|
(INSTANCE PHASER_OUT_PHY)
|
2019-04-29 23:37:40 +02:00
|
|
|
(DELAY
|
|
|
|
|
(ABSOLUTE
|
2019-05-15 02:28:55 +02:00
|
|
|
(IOPATH PHASEREFCLK OCLK (0.000::0.000)(0.000::0.000))
|
|
|
|
|
(IOPATH PHASEREFCLK OCLKDIV (0.000::0.000)(0.000::0.000))
|
2019-04-29 23:37:40 +02:00
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|
|
|
|
|
)
|