This website requires JavaScript.
167d430c34
usbBlaster: add a low level to support both usbBlasterI(ftdi) and usbBlasterII(fx2)
2021-05-13 16:06:29 +0200
e1e5efd652
CMakeLists.txt: add fx2_ll
2021-05-13 16:04:34 +0200
dc884b86c8
fx2_ll: cypress fx2 low level
2021-05-13 12:41:32 +0200
c09bc0662b
ihexParser: new parser for (i)hex files
2021-05-13 12:14:52 +0200
bbc1c4dde4
README: add a note about alchitry QSPI flash
2021-05-05 07:33:43 +0200
6ae29125ed
spiFlash: add a workaround for microchip SST26VF032B / SST26VF032BA
2021-05-05 06:59:02 +0200
c82257c9ba
spiFlash: introduce jedec_id
2021-05-05 06:25:00 +0200
23067a9dbb
README: TOC fix link, add efinix entry, and honeycomb
2021-04-27 12:45:54 +0200
200bc6364e
fsparser: fix checksum with GW1NS-2C, when configuration data is smaller than theory
2021-04-26 19:28:44 +0200
e2b40e1350
xilinx: supress useless test in spi_wait
2021-04-22 19:06:36 +0200
a4ccdae7df
add basys3 support
2021-04-20 21:28:14 +0200
9113617e82
README: add TOC
2021-04-20 21:13:04 +0200
7039465353
rework xilinx fpga spiOverJtag to respect model/package
2021-04-19 21:17:08 +0200
65a1e995ec
xilinx: be more verbose when spiOverJtag not available
2021-04-19 21:08:11 +0200
858d9e6273
add support for Alchitry Au
2021-04-16 21:20:30 +0200
4defec0db1
add support for artix 7 75t
2021-04-15 15:38:36 +0200
227ce13dca
prepare release v0.2.6
2021-04-07 06:24:41 +0200
4111fb0645
Fixed compilation error in fpgalink class header
2021-03-30 15:27:08 -0700
4e2b1aa73e
cable: add SecuringHardware Tigard programmer
2021-03-27 18:43:56 +0100
7d3c6723e8
README: add cyclone V 5CEBA4
2021-03-27 18:32:20 +0100
32d3872f69
part.hpp: sort altera cyclone V device by alphabetical order
2021-03-27 18:31:39 +0100
508635f788
Merge pull request #80 from emard/master
2021-03-27 18:30:28 +0100
ba3794a56e
README: add kc705 dev kit
2021-03-27 18:27:33 +0100
fa70a9a3b2
part.hpp: sort xilinx device by alphabetical order
2021-03-27 18:25:52 +0100
3d1b16d517
Merge pull request #79 from GbGp/master
2021-03-27 18:24:42 +0100
52efdab421
recognize altera cyclone V 5CEBA4 FPGA
2021-03-27 02:00:18 +0100
16f85fff63
add support for kintex xc7k325t
2021-03-24 17:25:05 +0100
f33d30dbce
main: fix bitbang check: config pins must be the shift value
2021-03-21 18:51:13 +0100
630a976884
add support for cycloneIII and Terasic DE0 board
2021-03-20 12:23:17 +0100
352fecd5ab
Merge pull request #78 from Martoni/master
2021-03-09 15:10:57 +0100
f8b4571780
TEC0117 can be flashed in memory and flash
2021-03-09 15:07:58 +0100
df5cec6831
Merge 82df51d4f5b5d18369bb
2021-03-06 10:44:51 -0800
82df51d4f5
Renamed file fx2.XXX to fpgalink.XXX
2021-01-16 11:21:22 -0800
7718901d82
rename FX2.cpp to fx2.cpp
2021-01-13 14:58:08 -0800
c248e50a8a
Addressed some of the issue raised in the PR review:
2021-01-12 15:15:25 -0800
64a95fe7da
Fixed CMakeLists.txt so fx2 support is not enabled by default
2021-01-09 11:10:59 -0800
93526cddc7
Added documentation
2021-01-07 10:22:27 -0800
dba31e77a2
Support for the FX2 cable using libfpgalink
2021-01-06 08:50:39 -0800
b5d18369bb
Merge pull request #77 from phdussud/dirtyjtag2
2021-03-02 06:41:29 +0100
c5753af474
Add a note about DirtyJtag compatibility
2021-03-01 11:01:26 -0800
ea141fdcfe
Remove spurious files in previous commit
2021-02-27 13:25:22 -0800
e9b1a2e610
fix for space
2021-02-27 13:19:25 -0800
6e96d8f6d0
Conditionalization of ftdi_tcioflush
2021-02-27 13:12:21 -0800
5d8ec9a162
Attempt to satisfy a comment from the owner
2021-02-27 12:45:12 -0800
fdd1037d46
Remove temporary support for a hypotetical version based on Teensy 4
2021-02-27 11:35:45 -0800
94ef653682
Resolved bunch of comments from owner
2021-02-27 10:37:07 -0800
9ee8e84fba
Support for new DirtyJtag2 protocol. Merged with head
2021-02-26 10:01:15 -0800
43caa612ca
lattice: drop the limitation, for .bin, to write at offset > 0
2021-02-27 06:49:42 +0100
6d1c51d0a4
fix purge buffer fix libftdi >= 1.5
2021-02-25 13:36:28 +0100
4b47c715e9
Merge pull request #76 from gbuzogany/readme-ice40hxxk-evb
2021-02-25 06:54:12 +0100
3e0919771b
README: Added iCE40HX8K-EVB. Updated pinout for direct SPI mode on iCE40HXXK-EVB
2021-02-24 18:08:28 +0100
566d33c2f1
progressBar: use chrono instead of clock
2021-02-24 13:31:55 +0100
16932786db
all parser: - _raw_data is now filled in configBitstreamParser - source may be a file or a pipe - displayHeader become a common method (configBitstreamParser) - improve/rewrite some parser (efinixHexparser 1s -> 11ms)
2021-02-24 06:36:48 +0100
efbe68c431
README: add links for honeycomb and tangNano adapters
2021-02-21 18:51:38 +0100
e27da3276f
Merge pull request #75 from Disasm/add-gw1ns-2c
2021-02-21 18:48:16 +0100
de7d581f30
Update README.md: add honeycomb board
2021-02-21 20:42:48 +0300
df52d523bf
All devices: new CLI argument to bypass file type autodetection
2021-02-21 18:30:13 +0100
d226ab7671
Add support for GW1NS-2C FPGA chips
2021-02-21 17:31:09 +0300
7cc5676e8e
ftdi: drop divide_by_5 param, now it's automatically set/unset according to the frequency. Better freq display
2021-02-19 07:07:10 +0100
5f9a8835da
devices: simplify write RAM/Flash
2021-02-18 21:09:34 +0100
48e65fa0ad
bitparser: drop garbage characters, use _hdr, best header parsing and display
2021-02-17 19:02:57 +0100
4a555bb102
dfuFileParser: parser for bitstream with DFU suffix
2021-02-15 07:33:58 +0100
590553e432
src/fsparser: rewrite to use header instead of comments, add support for compressed bitstream
2021-02-12 07:34:14 +0100
210bdac09a
configBitstreamParser: external access to header keys/values
2021-02-10 08:02:20 +0100
e91c251eb0
svf_jtag: suppress CR when file is in DOS format
2021-02-08 06:31:56 +0100
d4692d5049
rawParser: typo
2021-02-06 11:42:50 +0100
1545b99748
rawParser: use raw_data buffer
2021-02-06 11:36:34 +0100
f6c036f1c0
anlogicBitParser: use _raw_data and work with this one instead of file descriptor
2021-02-06 11:29:32 +0100
5c49b1465a
all cable: always display real used frequency
2021-02-05 06:28:19 +0100
3d29fb79fe
README: add note for default behavior (memory/flash) and offset option
2021-02-04 07:57:08 +0100
ae8dbd0b5e
README: update xilinx section
2021-02-04 07:29:57 +0100
582261c758
xilinx: allow bin file to memory
2021-02-04 07:29:35 +0100
ad21a3bb36
recast verbose to int8_t to have more level of verbosity (-1 quiet, 0 normal, 1 verbose), add --quiet option, display progress bar when verbosity level >= 0
2021-01-30 07:57:49 +0100
1992360667
main: catch exception if FPGA can't be claimed.
2021-01-29 06:19:42 +0100
956d506bf7
fsparser: display warning message for missing or unknown idcode
2021-01-28 07:23:38 +0100
71c4b32202
display: add warning message
2021-01-28 07:22:24 +0100
dbc78f8c57
add seeedstudio runber (gowin GW1N-4)
2021-01-28 06:19:43 +0100
502546fcfc
fsparser: add missing GW1N-4(ES) idcode
2021-01-28 06:07:51 +0100
60800ee1a6
board: add entry for tec0117
2021-01-25 18:52:54 +0100
883268be25
efinixHexParser: use _raw_data instead of custom buffer
2021-01-24 18:21:47 +0100
46beaea14d
configBitstreamParser: introduce a buffer for unprocessed file content
2021-01-24 18:16:09 +0100
cd625d4c99
add efinix Xyloni support (spi mode only)
2021-01-21 07:11:10 +0100
0e5e609b34
ftdipp_mpsse: don't configures high bytes for devices with only one bank per channel
2021-01-21 06:57:35 +0100
4ed01ae9ee
Merge pull request #70 from phdussud/master
2021-01-03 16:19:33 +0100
717870e18b
Made last_time a private member of the ProgressBar class per code review comment.
2020-12-28 09:33:35 -0800
11baca9337
limit the progressBar update rate to 5 per second. This speeds up loading of small bin files.
2020-12-24 14:35:05 -0800
6fefebd02c
prepare release v0.2.1
2020-12-17 13:58:30 +0100
1b065277f9
add acorn CLE 215+ support
2020-12-17 09:28:45 +0100
6e44797677
add fairwaves xtrx pro board
2020-12-15 09:47:10 +0100
54b31651f3
xilinx: since xilinx generates bin file, drop limitation about flash start offset
2020-12-15 09:46:47 +0100
2dcc8e43b8
Merge pull request #67 from phdussud/master
2020-12-13 15:08:57 +0100
a11ec92a25
Fix gcc 10.2 error messages.
2020-12-12 15:48:45 -0800
922d3b0b56
xilinx: add xca50t support
2020-12-08 07:32:30 +0100
ed7e9340ba
lattice: add a memset to avoid valgrind warn
2020-11-27 08:29:09 +0100
88522b0e91
ftdiJtagBitbang: quick fix to avoid overflow in writeTDI
2020-11-26 09:26:08 +0100
5b19775059
Merge pull request #61 from tdaede/master
2020-11-23 06:25:52 +0100
42db53069e
Add uaccess tag to udev rules to work on distros without plugdev group
2020-11-22 02:20:53 -0800
5d09bbde43
cmake: add missing spartan7 100 & 200 bitstream
2020-11-18 08:16:54 +0100
bec5e4f35c
add xc7s25 support
2020-11-18 08:15:15 +0100
0fc3487ad1
Merge pull request #59 from Martoni/master
2020-11-05 06:58:03 +0100
Gwenhael Goavec-Merou
phdussud
emard
Giuseppe Gebbia
Fabien Marteau
phdussud
Gustavo Buzogany Eboli
Vadim Kaushan
Thomas Daede